Optimized synthesis techniques for testable sequential circuits

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Optimized synthesis techniques for testable sequential circuits

Innovative synthesis for testability strategies aim at considering testability while synthesizing a circuit, whereas conventional design for testability methods modify the design after the circuit structure is synthesized. We describe a synthesis approach that maps a behavioral FSM description into a testable gate-level structure. The term “testable” in this context, besides implying the existe...

متن کامل

Testable Sequential Circuits using Conservative Toffoli Gate

Testing of Sequential circuits can be done by two test vectors (all 1’s and all 0’s) if the circuits were based on the conservative logic. The circuit is made to be tested by designing the circuit with the help of Reversible logic gates. Toffoli gate is used as reversible gate in this paper. Sequential circuits such as latches, flip flops are designed with the help of conservative logic reversi...

متن کامل

The design of random-testable sequential circuits

In general, sequential circuits are considered not to be random-testable. since a required lest sequence may grow exponentially with the number of f1ipflops. and it is very unlikely that a certain sequence occurs at random. This problem can be solved by combining tWO tasks: I) A small pan of the f1ipflops are made directly accessible, for instance by a partial scan path or by a built-in self-te...

متن کامل

Optimized synthesis of self-testable finite state machines

In this paper a synthesis procedure (or self-tenable finite nalt machines is presenled. Tenability is abudy considered while transforming the behavioral description of the Muil into • struCtural description. To this end a novel state encoding algorithm as well as a modified self'lI::s! architecture are devel oped. Expc:rimentalrcsuiu show that this approach leads to a significant reduction of h...

متن کامل

Synthesis Techniques for Built-in Self-testable Designs

............................................................................................................................... i Acknowledgments.............................................................................................................. iii List of Tables ..................................................................................................................... vi L...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

سال: 1992

ISSN: 0278-0070

DOI: 10.1109/43.124417